III Year I Semester	**L**	**T**	**P**	**C**
Code: 17EC504	**4**	**1**	**0**	**3**

DIGITAL IC APPLICATIONS

UNIT-I

Digital Logic Families and Interfacing: Introduction to logic families, CMOS logic, CMOS steady state and dynamic electrical behavior, CMOS logic families. Bipolar logic, transistor-transistor logic, TTL families, CMOS/TTL interfacing, low voltage CMOS logic and interfacing, Emitter coupled logic.

UNIT-II

Introduction to VHDL: Design flow, program structure, levels of abstraction, Elements of VHDL: Data types, data objects, operators and identifiers. Packages, Libraries and Bindings, Subprograms. VHDL Programming using structural and data flow modeling.

UNIT-III

Behavioral Modeling: Process statement, variable assignment statement, signal assignment statement, wait statement , if statement, case statement ,null statement, loop statement, exit statement, next statement ,assertion statement, more on signal assignment statement ,Inertial Delay Model, Transport Delay Model ,Creating Signal
Waveforms, Signal Drivers , Other Sequential Statements , Multiple Processes. Logic Synthesis, Inside a logic Synthesizer.

UNIT-IV

Combinational Logic Design: Binary Adder-Sub tractor, Ripple Adder, Look Ahead Carry Generator, ALU, Decoders, encoders, multiplexers and demultiplexers, parity circuits, comparators, Barrel Shifter, Simple Floating-Point Encoder, Dual Priority Encoder, Design considerations of the above combinational logic circuits with relevant Digital ICs, modeling of above ICs using VHDL.

UNIT-V

Programmable Logic Devices (PLDs) & Memories: Programmable Read Only Memory, Programmable Logic Array, Programmable Array Logic Devices, ROM: Internal structure, 2D-Decoding, Commercial ROM types, timing and applications,. Static RAM: Internal structure, SRAM timing, standard, synchronous SRAMS, Dynamic RAM: Internal structure, timing, synchronous DRAMs. Design considerations of PLDs with relevant Digital ICs.

UNIT-VI:

Sequential Logic Design: SSI Latches and flip flops, Ring Counter, Johnson Counter, Design of Modulus N Synchronous Counters, Shift Registers, Universal Shift Registers, Design considerations of the above sequential logic circuits with relevant Digital ICs, modeling of above ICs using VHDL**.**

Text Books:

1. Digital Design Principles & Practices – John F. Wakerly, PHI/ Pearson Education Asia, 3rd Ed., 2005.
2. VHDL Primer – J. Bhasker, Pearson Education/ PHI, 3rd Edition.

References:

1. Fundamentals of Digital Logic with VHDL Design- Stephen Brown, ZvonkoVranesic, McGrawHill, 3rdEdition.

ADDED TOPICS

Required Changes unit wise:

UNIT-1: No Changes
UNIT-2: No Changes
UNIT-3: No Changes
UNIT-4: No Changes
UNIT-5: Add the **Programmable Logic Devices (PLDs) & Memories** at the place of sequential logic design,

Programmable Logic Devices (PLDs) & Memories: Programmable Read Only Memory, Programmable Logic Array, Programmable Array Logic Devices, ROM: Internal structure, 2D-Decoding, Commercial ROM types, timing and applications,. Static RAM: Internal structure, SRAM timing, standard, synchronous SRAMS, Dynamic RAM: Internal structure, timing, synchronous DRAMs. Design considerations of PLDs with relevant Digital ICs.

UNIT-6: Shifting the sequential logic design **at the place of Synchronous and Asynchronous Sequential Circuits.**

Sequential Logic Design: SSI Latches and flip flops, Ring Counter, Johnson Counter, Design of Modulus N Synchronous Counters, Shift Registers, Universal Shift Registers, Design considerations of the above sequential logic circuits with relevant Digital ICs, modeling of above ICs using VHDL**.**

DELETED TOPICS

UNIT-6: Synchronous and Asynchronous Sequential Circuits.

Synchronous and Asynchronous Sequential Circuits: Basic design steps: State diagram, state table, state assignment, choice of flip flops and derivation of next state and output expressions, timing diagram. State assignment problem: One hot encoding. Mealy and Moore type FSM for serial adder, VHDL code for the serial adder. Analysis of Asynchronous circuits, State Reduction, State Assignment. A complete design example: The vending machine controller.