



Mr. P Rajesh

Assistant Professor

Department of Electronics & communication Engineering

Raghu Engineering College, Visakhapatnam - 531162, Andhra Pradesh, INDIA

rajesh.pyla@raghuenggcollege.in

Interests: Low Power VLSI, Digital System Design

Course Taught Previously

UG

- VLSI Design
- Analog Communications
- Digital Communications
- Digital Electronics
- Digital IC Applications
- Linear IC Applications
- Pulse and Digital Circuits
- Microprocessor and Microcontroller
- Network Analysis

Laboratories Handled

- VLSI Design
- Analog Communications
- Digital Communications
- Digital Electronics
- Linear IC Applications
- Pulse and Digital Circuits

Publications

International Journals

- Published paper on, “A 3GHz Low-offset Fully Dynamic Latched Comparator for High-Speed and Low-Power ADCs”, IJETAE, pp. 96-102, Volume 3, Issue 6, June 2013.
- Published paper on, “An Area Efficient Low Power Fully Dynamic Latched Comparator in Nano Scale Technologies”, IJECT, pp. 96-99, Volume 4 Issue 3, July-Sep 2013.

- Published paper on, “An Area Efficient Low Power High Speed Pulse Triggered Flip Flop Using Pass Transistor”, IJSCE, Volume-5 Issue-2, Page No.: 37-40, May 2015.
- Published paper on, “Comparative Performance Analysis of Low Power Full Adder Design in Different Logics in 22nm Scaling Technology”, (IJCI) Vol. 5, No. 4, August 2016.
- Published paper on, “An Optimized Low-Voltage Low-Power Double Tail Comparator for High-Speed ADCs”, IJAET, Volume 9 Issue 3- June 2016.
- Published paper on, “Comparative Analysis of Pulsed Latch and Flip-Flop based Shift Registers for High-Performance and Low-Power Systems”, IJECT Vol. 7, Issue 2, April - June 2016.
- Published paper on, “Full Adder Designs Using Low Power Full Swing XOR and XNOR Structures” IJITEE, Volume-8 Issue-8 June, 2019 (**Scopus Indexed**)
- Published paper on, “Low Power GDI Full Swing Full Adder Design For Area and Energy-Efficient DSP Systems”, JECA, Volume 10, Issue 6, June/2020
- Published paper on, “Low Power GDI Based Full Swing Multiplier Design for Energy-Efficient DSP Systems”, JASC, Volume VII, Issue VI, June/2020.

Professional Development Activities:

- Certified Courses:
 - Semiconductor Devices and Circuits (Elite)-NPTEL
 - CMOS Digital VLSI Design (Elite) -NPTEL
 - Digital Circuits (Elite) –NPTEL
 - Introduction to Electronics-COURSERA

Awards and Honors

- Qualified UGC NET for Lectureship in the year 2013

Additional Responsibility

Responsibilities within the Institute:

1. Department Placement coordinator since 2019
2. Department Exam Cell In-charge 2016-2018
3. Member, NAAC Criteria 2 (Department level) since 2017
4. Exam Cell In-charge 2015-2016 (Central Level)
5. NBA Criteria 4 coordinator since 2014